| Welcome to CS-FORK. We hope you enjoy your visit. You're currently viewing our forum as a guest. This means you are limited to certain areas of the board and there are some features you can't use. If you join our community, you'll be able to access member-only sections, and use many member-only features such as customizing your profile, sending personal messages, and voting in polls. Registration is simple, fast, and completely free. Join our community! If you're already a member please log in to your account to access all of our features: |
| Courtyard Interference - Double Sided PCB | |
|---|---|
| Tweet Topic Started: Mar 14 2018, 03:53 AM (7 Views) | |
| BrianPugh | Mar 14 2018, 03:53 AM Post #1 |
|
Serf
![]() ![]() ![]()
|
Hey guys, In PADs, and I assume other CAD tools as well, the courtyard of all components are on a single layer, regardless of whether the component is on the Top or Bottom of the PCB. When I run the Verify Design tool, clearence violations occur because the courtyards from the Top of the PCB overlap with the courtyards from the Bottom.Is there any way to deal with this, other than turning off the courtyards when running the check? Anyone advice me I didn't find the right solution from the Internet References: https://www.pcblibraries.com/forum/courtyard-interference-double-sided-pcb_topic509.html Corporate Promotional Video Thanks |
![]() |
|
| 1 user reading this topic (1 Guest and 0 Anonymous) | |
| « Previous Topic · The Courtyard · Next Topic » |
| Track Topic · E-mail Topic |
2:14 PM Jul 11
|
Hosted for free by ZetaBoards · Privacy Policy





![]](http://z3.ifrm.com/10/168/0/f265291/Pulse_Pip_R.png)



2:14 PM Jul 11